PTO/SB/08A (07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE and to a collection of information unless it contains a valid OMB control number.

Substitute for form 10 Modified	Complete if Known	
	Application Number Confirmation No.:	10/700,033 3398
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use as many sheets as necessary)	Filing Date: First Named Inventor: Art Unit:	November 3, 2003 Gregory William Smaus 2183
Sheet 1 of 2	Examiner Name: Attorney Docket Number:	Cody, Dillon J. 5500-91600

			U. S. PATE	NT DOCUMENTS	
Examiner Initials*	Cite No. ¹	Number-Kind Code (if known)	Publication Date MM- DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
BJ		US-2004/0143721	7/04	Pickett, et al.	
ВJ		US-7,003,629	2/21/06	Alsup	
ВJ		US-6,247,121	6/01	Akkary, et al.	
BJ		US-3,896,419	7/75	Lange, et al.	
BJ		US-5,381,533	1/10/95	Peleg	
ВJ		US-6,449,714	9/10/02	Sinharoy	
BJ		US-6,339,822	1/15/02	Miller	
ВJ		US-6,256,727	7/3/01	McDonald	
BJ		US-6,185,675	2/6/01	Kranich, et al.	
ВJ		US-6,345,295	2/02	Beardsley, et al.	
BJ		US-5,930,497	7/99	Cherian, et al.	
BJ		US-6,578,128	6/03	Arsenault, et al.	
ВJ		US-6,973,543	12/05	Hughes	
ВJ		US-6,823,428	11/23/04	Rodriguez, et al.	
BJ		US-6,167,536	12/00	Moann	
BJ		US-6,357,016	3/02	Rodgers, et al.	
BJ		US-2002/0144101	10/02	Wang, et al.	
BJ		US-2003/0023835	1/03	Kalafatis, et al.	
BJ		US-2004/0083352	4/04	Lee	
BJ		US-2004/0193857	9/04	Miller, et al.	
BJ		US-2005/0125632	6/05	Alsup, et al.	
		US-			

		FOREIGN PA	ATENT DOCUMEN	TS		
Examiner	Cite	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of	Pages, Columns, Lines, Where Relevant Passages	Check if English
Initials*	No.1	Country Code-Number-Kind Code (if known)		Cited Document	Or Relevant Figures Appear	Translation is attached
BJ	.A1	GB 2 281101	4/23/03			
BJ	A2	EP 0 957 428	11/17/99			

Examiner	/Brian Johnson/	Date Considered	08/26/2006
Signature			

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application. Applicant's unique citation designation number (optional).

PTO/SB/08A (07-05)
Approved for use through 07/31/2006. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

		ion Act of 1995, no persons are required to respond to			number.	
Substitute for form 1449/PTO Modified			Complete if Known			
			Application Number	10/700,033		
INFORMATION DISCLOSURE		Confirmation No.:	3398			
		Filing Date:	November 3, 200			
STATEMENT BY APPLICANT		First Named Inventor:	Gregory William	n Smaus		
(Use as many sheets as necessary)		Art Unit:	2183			
			Examiner Name:	Cody, Dillon J.		
Sheet 2	of	2 Attorney Docket Number: 5500-91600				
		NON PATENT LITER	RATURE DOCUMENTS			
Examiner Initials*	Initials* No. 1 item (book, magazine, journal, serial, symposium, catalog, etc.), date, (page(s), volume-issue number(s), publisher, city and/or country where published.				Check if English Translation	
					is attached	
BJ	A3	Yuan Chou, et al., "Instruction Pat			<u> </u>	
BJ A4 Friendly, et al., "Putting the Fill Unit to Work: Dynamic Organizations for Trace Cache Microprocessors," Dept. of Electrical Engineering and Computer Sciences, The Univ. of Michigan, December 1998, 9 pages.						
ВЈ	A5	Bryan Black, et al., "Turboscalar: A High Frequency High IPC Microarchitecture," Dept. of Electrical and Computer Engineering, Carnegie Mellon Univ., June 2000, pp. 1-				
ВJ	A6	Rotenberg, et al., "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching," April 11, 1996, pp. 1-48.				
BJ	A7	Merten, et al., "An Architectural Framework for Run-Time Optimization," June 2001, pp. 1-43.				
ВЈ	Flow Manipulation," Intel, 11 pages.					
BJ	A9	Hinton, G., et al., "A 0.18-MUM CMOS IA-32 Processor with a 4-GHZ Integer Execution Unit," IEEE Journal of Solid-State Circuits, Vol. 36, No. 11, November 2001, pages. 1617-1627.				
ВĴ	A10	Optimization," IEEE, Vol. 50, No. 6, June 2001, pp. 590-608.				
BJ	A11	Jacobson, et al., "Instruction Pre-Processing in Trace Processors," IEEE Xplore, January 1999, 6 pages.				
BJ	A12	Bryan Black, et al., "The Block-Based Trace Cache," IEEE, 1999, pp. 196-207.				
ВЈ	A13	Rotenberg, et al., "Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching," IEEE, 1996, pp. 24-34.				
BJ	A14	Grant Braught, "Clas #21-Assemblers, Labels & Pseudo Instructions," Dickenson College, Fall Semester 2000, 6 pages.				
BJ	A15	Patterson, et al., "Computer Architecture A Quantitative Approach," Second Edition, Morgan Kaufmann Publishers, Inc., 1996, pp. 271-278				
ВЈ	A16	the state of the s				
BJ	A17	Chen et al., "Eviction Based Cache Placement for Storage Caches," USENIX 2003 Annual Technical Conference, (13 pages)				
		·				

		·		
Examiner Signature	/Brian Johnson/	Date Considered	08/26/2006	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application. 'Applicant's unique citation designation number (optional).